Comparison of in-situ delay monitors for use in Adaptive Voltage Scaling by N. Pour Aryan et al.
Adv. Radio Sci., 10, 215–220, 2012
www.adv-radio-sci.net/10/215/2012/
doi:10.5194/ars-10-215-2012
© Author(s) 2012. CC Attribution 3.0 License.
Advances in
Radio Science
Comparison of in-situ delay monitors for use
in Adaptive Voltage Scaling
N. Pour Aryan1, L. Heiß1, D. Schmitt-Landsiedel1, G. Georgakos2, and M. Wirnshofer1
1Lehrstuhl f¨ ur Technische Elektronik, Technische Universit¨ at M¨ unchen, Germany
2Inﬁneon Technologies AG, M¨ unchen-Neubiberg, Germany
Correspondence to: N. Pour Aryan (n.aryan@tum.de)
Abstract. In Adaptive Voltage Scaling (AVS) the supply
voltage of digital circuits is tuned according to the circuit’s
actual operating condition, which enables dynamic compen-
sation to PVTA variations. By exploiting the excessive safety
margins added in state-of-the-art worst-case designs consid-
erable power saving is achieved. In our approach, the op-
erating condition of the circuit is monitored by in-situ delay
monitors. This paper presents different designs to implement
the in-situ delay monitors capable of detecting late but still
non-erroneous transitions, called Pre-Errors. The developed
Pre-Error monitors are integrated in a 16bit multiplier test
circuit and the resulting Pre-Error AVS system is modeled
by a Markov chain in order to determine the power saving
potential of each Pre-Error detection approach.
1 Introduction
In today’s advanced integrated circuits, with ever increasing
performance demands, methods and schemes aiming to min-
imize power consumption in digital circuits are becoming
more of a concern. The state-of-the-art worst-case guard-
banding approach adds several safety margins considering
Process, Voltage and Temperature variability and also Aging
(PVTA) to the supply voltage required for correct operation
under nominal condition. This ﬁxed supply voltage approach
results in unnecessary power dissipation in non-worst-case
scenarios. Adaptive Voltage Scaling (AVS) controls the sup-
ply voltage according to the operating condition of the circuit
by exploiting unused safety margins.
The operating condition of the circuit is commonly mon-
itored by measuring the timing of the circuit. The global
speed monitor approach in Drake et al. (2007) uses delay
lines (replica paths), aiming to track the effect of tempera-
ture changes or supply voltage reduction on the critical paths.
Delay lines are only replicas of the real circuit and thus lo-
cal variations, process gradients or aging mechanisms are not
covered by these global monitors.
In contrast to the global speed monitor, in-situ delay mon-
itors measure the timing inside the real circuit and thus pro-
vide reliable timing information considering both local and
global variations. The in-situ delay monitors are enhanced
ﬂip-ﬂops providing information about the timing of the cir-
cuit. The AVS approach in Bowman et al. (2009) and Das
et al. (2009) uses in-situ delay monitors capable of detecting
timing errors. Additional complexity is introduced in these
approaches for error recovery. Moreover, repetition of er-
roneous computation in case of an error occurrence excludes
the application of error detection approaches to real time sys-
tems.
Therefore, Wirnshofer et al. (2011) use in-situ delay mon-
itors that are able to detect critical transitions instead of error
detectors. These in-situ delay monitors, also called Pre-Error
ﬂip-ﬂops, are inserted at the end of critical paths in the cir-
cuit. The supply voltage is adjusted during normal operation
of the circuit based on the timing information obtained by
Pre-Error ﬂip-ﬂops. As the voltage adaptation is based on
Pre-Errors instead of errors, no additional circuitry and clock
cycles are needed for data recovery. Therefore, the Pre-Error
AVS is applicable to real time systems.
In this paper, different designs to implement the Pre-Error
ﬂip-ﬂops are developed and investigated. The rest of this
paper is organized as follows. In Sect. 2, an overview of Pre-
Error AVS is given. Section 3 discusses the design of the
developed Pre-Error ﬂip-ﬂops. In Sect. 4, the Markov model
representing the Pre-Error AVS to estimate the power saving
potential is introduced. Comparisons between the different
Pre-Error ﬂip-ﬂops are presented in Sect. 5 and the paper is
concluded in Sect. 6.
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Fig. 1. Block diagram of the Pre-Error AVS system: timing information extracted by in-situ delay monitors is used to tune the supply voltage
in a closed-loop conﬁguration.
2 Overview of Pre-Error Adaptive Voltage Scaling
Pre-Error ﬂip-ﬂops are in-situ delay monitors with the ability
to distinguish between relaxed and critical operation of the
circuit. Timing information extracted by Pre-Error ﬂip-ﬂops
inserted at the end of critical paths is used for the closed-loop
voltage control, shown in Fig. 1. Data transitions during a
certain time interval before clock rising edge, the Pre-Error
detection window, result in a Pre-Error signal.
For different input patterns the delay of the digital circuit
varies. Figure 2 shows the delay histogram of the 16bit mul-
tiplier’s critical output for random input patterns. The part
of the distribution lying right of the dashed line denoting the
detection window will result in Pre-Errors. Note that for the
same input pattern, different operating conditions result in
different delays for the digital circuit. Reducing the supply
voltage increases the delay of the circuit and moves the his-
togram to larger delays, resulting in more Pre-Errors.
The supply voltage is adjusted based on the count of Pre-
Errors during an observation interval, i.e. a deﬁned number
of clock cycles. To adapt the supply voltage, two decision
limits for the Pre-Error count after an observation interval
are deﬁned. If npre, the count of Pre-Error occurrence in
the previous observation interval, is under a lower thresh-
old of nlimit↓ the voltage is decreased. If npre is above an
upper threshold of nlimit↑ the voltage is increased. For Pre-
Error counts between nlimit↓ and nlimit↑ the voltage is main-
tained. As the voltage adaptation is based on the statistics of
Pre-error occurrence, an overcritical voltage reduction, i.e.
the risk of timing errors, can never be completely ruled out.
However, the error rate can be adjusted in a user-deﬁned con-
trolled manner by adjusting the number of clock cycles for
the observation interval, the detection window length TPre or
the decision limits nlimit↓ and nlimit↑.
With varying activity rates in digital circuits, regulating
the voltage based on the number of occurred Pre-Error pulses
during a ﬁxed time interval would result in aggressive volt-
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Fig. 2. Delay histogram of the multiplier’s critical output for differ-
ent input patterns at a ﬁxed operating condition.
age reduction in phases with low activity. This would lead
to unpredictable risk of timing errors. Therefore, the obser-
vation interval should only consist of active clock cycles. To
distinguish between active and inactive clock cycles, we in-
troduce a transition detector monitoring all data transitions,
either relaxed or critical.
The AVS Regulator shown in Fig. 1 consists of an AVS
control unit and a voltage regulator. The digital AVS control
unit counts the Pre-Errors in an observation interval of N
active clock cycles and decides whether to change the supply
voltage. The communication to the voltage regulator is done
via a binary control word representing the voltage level.
3 Implementation of Pre-Error ﬂip-ﬂops
A Pre-Error ﬂip-ﬂop is a conventional ﬂip-ﬂop with addi-
tional circuitry enabling it to detect Pre-Errors and data tran-
sitions. For realizing the Pre-Error detection window, either
the duty-cycle of the clock signal or a delay element can be
used. All Pre-Error ﬂip-ﬂops are designed in a 65nm low
power CMOS technology.
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3.1 Duty-cycle based Pre-Error approach
In this approach the Pre-Error ﬂip-ﬂop is implemented in dy-
namic and static design style, respectively.
3.1.1 Dynamic Pre-Error ﬂip ﬂop
The Dynamic Pre-Error ﬂip ﬂop is designed in dynamic
logic, shown in Fig. 3a. The low phase of the clock signal
is exploited as the Pre-Error detection window. The transi-
tion pulse generator, which is an XOR gate with two inputs
of data and delayed data, generates a pulse at its output X
for every data transition. Data transitions occurring during
the detection window are assigned as Pre-Errors by transistor
M2. All data transitions from one to the following clock ris-
ing edge are assigned as Transition pulses by transistor M4.
For the AVS scheme it is important to deﬁne a detection
window as accurate and robust as possible. Therefore, the
variations of the detection window length are investigated in
the following. Since the duty cycle of the clock signal is
exploited as the detection window, variations caused by the
Pre-Error ﬂip-ﬂop itself and the clock tree are considered.
Thus, theclocktreeasanH-treewiththreelevelsofbuffersis
included in the design. The H-tree is the basic clock topology
for many clock distribution systems (Tam et al., 2004).
Figure 3b illustrates the deviations from the ideal detection
window length in the nominal and corner cases1 over VDD.
The ideal detection window length is considered the length
at the supply voltage of VDD =1.0V, nominal process and a
temperature of T =27 ◦C. Moreover, Monte Carlo simula-
tions are performed to determine the uncertainties of the de-
tection window length due to local variations. For the supply
voltage range of VDD =1.2V down to VDD =0.8V, the 3σ
interval due to local variations is derived from Monte Carlo
simulations and depicted in Fig. 3b. In this design, global
variations have a minor impact compared to local ones.
3.1.2 Static Pre-Error ﬂip ﬂop
For the Static Pre-Error ﬂip-ﬂop, illustrated in Fig. 4a, the
falling edge of the clock signal is used as the starting point
for the detection window.
The Static Pre-Error ﬂip-ﬂop is implemented in static de-
sign style with standard library elements, requiring less de-
sign effort than the Dynamic Pre-Error ﬂip-ﬂop. The Pre-
Error detector is comprised of a ﬂip-ﬂop with inverted clock
as its clock input. The data input and the output Q2 are com-
pared by the XOR1 gate. The ﬂip-ﬂop with inverted clock
1Notethattypicallythefastcornerisatfastprocessandlowtem-
perature. In this example, however, the voltage is scaled to a point
where the circuit is operated at temperature inversion. Here, the ef-
fect of decreasing threshold voltage with temperature exceeds the
mobility degradation. Consequently, the circuit exhibits an inverted
temperature characteristic, as it speeds up with increased tempera-
ture and vice versa.
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Fig. 3. Dynamic Pre-Error ﬂip-ﬂop, (a) Schematic, (b) Deviations
of the detection window over VDD under variations.
latches data at the beginning of the detection window. There-
fore, if a data transition occurs during the detection window
thisﬂip-ﬂopfailstodetectvaliddataandaPre-Errorisgener-
ated by XOR1. For the Transition detector circuit, the inputs
of XOR2 are the Data signal and the output Q of the regular
ﬂip-ﬂop. In case of a data transition, the input signal Data
will differ from its value in the previous clock cycle, stored
as Q. Hence, a transition signal is generated by XOR2.
Deviations of the detection window over VDD for corner
cases and under local variations are shown in Fig. 4b. The
Static Pre-Error ﬂip-ﬂop is more robust to global and local
variations compared to the Dynamic Pre-Error ﬂip-ﬂop.
In duty-cycle based Pre-Error approaches, the deviations
of the detection window over VDD or due to variations are
independent of the length of the nominal detection window.
3.2 Delay element based Pre-Error approach
IntheDelayelementbasedPre-Errorapproachashadowﬂip-
ﬂop with delayed data is added in parallel to the regular ﬂip-
ﬂop (Eireiner et al., 2007). Figure 5a shows the schematic
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Fig. 4. Static Pre-Error ﬂip-ﬂop, (a) Schematic, (b) Deviations of
the detection window over VDD under variations.
of this so-called Crystal-ball Pre-Error ﬂip-ﬂop. The delay
element comprising an inverter chain speciﬁes the length of
thedetectionwindow. Whenadatatransitionoccurscloserto
the clock rising edge than the delay of the delay element, the
shadow ﬂip-ﬂop will miss to latch the input data and the Pre-
Error pulse is generated. Transition detection is implemented
the same way as in the Static Pre-Error ﬂip-ﬂop.
For a delay element comprising 44 inverters designed
to implement a nominal detection window of 650 ps at
VDD =1.0V, deviations of the detection window over VDD
for corner cases and under local variations are shown in
Fig. 5b. For the Crystal-ball Pre-Error approach, the detec-
tion window length is strongly dependent on the delay of
the delay element, which has a large shift in corner cases.
For an ideal detection window of TPre =650ps at a supply
voltage of VDD = 1.0 V, nominal process and temperature
of T =27 ◦C, the shifts in the detection window length are
more than 10 times larger than the shifts for the duty-cycle
based Pre-Error ﬂip-ﬂops. Remember that an enlarged detec-
tion window increases the probability for a voltage increment
and vice versa. Thus, the strong voltage dependence of the
Crystal-ball Pre-error ﬂip-ﬂop might seem critical at ﬁrst, but
it stabilizes the adapted voltage around one level.
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Fig. 5. Crystal-ball Pre-Error ﬂip-ﬂop, (a) Schematic, (b) Devia-
tions of the detection window over VDD under variations.
4 Analyzing the modeling of the Pre-Error AVS
As shown in Fig. 2, for different input patterns the output de-
lays of the digital circuit vary due to changing signal propa-
gation paths. The probability Ppre of a Pre-Error in one clock
cycle is the number of critical delays (occurring during Pre-
Error detection window) divided by the number of all delays.
InthePre-ErrorAVS,thesupplyvoltageisregulatedbetween
a ﬁnite number of voltage levels, M, based on the number of
Pre-Errors in the previous observation interval.
After each observation interval comprising N active clock
cycles, the supply voltage is decreased if the count of Pre-
Error occurrence, npre, is below nlimit↓. Therefore the proba-
bility of decreasing the supply voltage, PVDD↓, for each volt-
age level, VDD, is calculated by
PVDD↓ = P

npre <nlimit↓

(1)
=
nlimit↓−1 X
npre=0

N
npre

·(Ppre)npre ·(1−Ppre)N−npre
Similarly the probability of increasing and maintaining the
supply voltage, PVDD↑ and PVDD→ are calculated. The tran-
sition probabilities automatically adapt to the actual operat-
ing condition of the circuit. For a ﬁxed operating condition,
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Fig. 6. Markov chain used to model the Pre-Error AVS. The values
next to each arrow denote the transition probabilities.
the transition probabilities satisfy the Markov property, and
thus we use a Markov chain to model the Pre-Error AVS. An
example of the resulting Markov chain with a voltage granu-
larity of 20mV is shown in Fig. 6.
The corresponding Markov matrix is formed assuming a
maximum voltage of VDD =1.2V and a right Markov matrix
(each row summing up to 1):
P=


 

P1.20V→ P1.20V↓ 0 0 0 ···
P1.18V↑ P1.18V→ P1.18V↓ 0 0 ···
0 P1.16V↑ P1.16V→ P1.16V↓ 0 ···
. . .
. . .
. . .
. . .
...


 

(2)
For a ﬁxed operating condition, the voltage adaptation comes
into the steady state. The corresponding steady state vector
of probabilities π reads as
π =
 
P1.20V P1.18V P1.16V ···

(3)
where PVDD is the ﬁnal probability of being at the voltage
level VDD. The steady state vector of probabilities satisﬁes
the equation
πP=π (4)
which deﬁnes π as the left eigenvector of the Markov matrix,
with the corresponding eigenvalue 1. For changing operating
condition, π automatically adapts.
4.1 Power saving potential of the Pre-Error AVS
approach
The designed Pre-Error ﬂip-ﬂops are integrated into a 16bit
multiplier test circuit in a 65 nm CMOS technology. The
clock frequency is chosen as 500MHz (T =2ns). Pre-Error
ﬂip-ﬂops are placed at the end of the three most critical paths
(9.4% of all 32 outputs). An OR tree combines the out-
puts of three Pre-Error ﬂip-ﬂops to generate the overall Pre-
Error. Similarly, the Transition signals are ORed together.
The power saving potential is evaluated using the Markov
Model for each Pre-Error approach.
When analyzing the power saving of each Pre-Error ap-
proach, the overhead of the AVS circuitry has to be consid-
ered. Additional power consists of the extra circuitry for the
integrated Pre-Error ﬂip-ﬂops, OR trees and the AVS con-
trol unit. For all Pre-Error approaches integrated in the 16bit
multiplier test circuit, the power overhead of the AVS con-
trol unit is evaluated as 3.4%. The power overhead corre-
sponding to the OR trees is less than 1%. Finally the power
overhead due to the three Pre-Error ﬂip ﬂops is 9.8%, 4.3%
and 10.1%, resulting in the total power overhead of 13.3%,
7.8% and 13.7% for the Dynamic, Static and Crystal-ball
Pre-Error approaches (TPre =650ps), respectively. To eval-
uate the risk of timing errors, the error probability is deter-
mined for each supply voltage level with SPICE simulation.
The overall error rate is determined using the simulated er-
ror rates at each voltage level, and the steady state vector of
probabilities:
Perr =
X
VDD
PVDD ·Perr,VDD (5)
where PVDD is the ﬁnal probability of being at a certain volt-
age level VDD after voltage adaptation and Perr,VDD is the er-
ror probability of the corresponding supply voltage level of
VDD. Similarly, the total power consumption is evaluated as:
Pdyn =
X
VDD
PVDD ·Pdyn,VDD (6)
in which Pdyn,VDD is the simulated dynamic power consump-
tion of the supply voltage level of VDD.
5 Results and comparison
Different variations can be included into the Markov model:
the delay variations of the multiplier test circuit, the setup-
time variations of all ﬂip-ﬂops and the Pre-Error detection
window variations for each approach. To be able to com-
pare between the proposed approaches, we excluded the lo-
cal variations of the multiplier test circuit for the following
results.
For the Static Pre-Error approach, Fig. 7 shows the result-
ing power saving potential considering detection windows
with nominal lengths of 650ps (lowest error rates), 550ps,
400ps and 250ps (highest error rates). For all designs, the
error rate deviation from the nominal values in fast and slow
corners is small compared to the impact of local variations.
TocomparetherobustnessoftheproposedPre-Errordesigns,
we inspected the uncertainty of an adjusted error rate. The
chosen error rate is 10−9, which requires a detection win-
dow of approximately 550 ps. The Crystal-ball Pre-Error
ﬂip-ﬂop implementing the detection window of 550ps has a
total power overhead of 12.9%. The normalized error uncer-
tainty in presence of local variations is obtained by dividing
the error uncertainty shown in Fig. 7 by the nominal error
rate. For an error rate of 10−9, the resulting normalized error
uncertainty is 2.3 and 4.8 for Static and Dynamic Pre-Error
ﬂip-ﬂops. For the Crystal-ball Pre-Error ﬂip-ﬂop, it is only
1.6 as a result of the strong voltage dependence for the Pre-
Error detection length, which reduces voltage alterations and
provides even more stabilized voltage control. Table 1 shows
the power saving with the nominal error rate of 10−9.
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Fig. 7. Power saving potential in relation to the error rate for the
Static Pre-Error approach.
As shown in Table 1, the power saving potential of the
Static Pre-Error approach is larger than for the other two ap-
proaches as it has less power overhead. The power saving po-
tential of the Static Pre-Error approach in the nominal case is
26.6% compared to the conventional ﬁxed voltage approach.
For the fast corner (T =110 ◦C, fast process) lower voltages
are more likely due to increased circuit speed, resulting in
higher power savings. As the AVS also exploits the conser-
vative timing margins produced by the synthesis tool, there
is considerable power saving even in the slow corner.
6 Conclusions
Three Pre-Error detection approaches for use in Pre-Error
AVS were designed and optimized. The Dynamic Pre-Error
ﬂip-ﬂop requires a lot of design effort to achieve a robust
and reliable design. In contrast, both Static and Crystal-
ball Pre-Error ﬂip-ﬂops are designed in static design style
using standard library elements, requiring less design ef-
fort. Monte-Carlo simulations and corner analysis were per-
formed to evaluate the variations of the detection window
length. The maximum 3σ of the detection window length
deviation occurring at the lowest evaluated supply voltage
(VDD = 0.8 V) is 50 ps, 70 ps and 90 ps for Static, Crystal-
ball and Dynamic Pre-Error designs, respectively. To deter-
mine the power saving and robustness, the Pre-Error AVS
was modeled by a Markov chain. The variations of detec-
tion window length were included in the Markov model. For
each Pre-Error design, the power saving potential and error
rate uncertainties were determined for local and global vari-
ations. For a nominal error rate of 10−9 at a clock frequency
of 500MHz, the Static Pre-Error design has the largest power
saving of 26.6% and Crystal-ball and Dynamic Pre-error de-
signs have power savings of 21.6% and 21.1%, respectively.
The Crystal-ball Pre-Error design has the smallest normal-
Table 1. Power saving potential of Pre-Error AVS scheme applied
to the 16bit multiplier test cicruit (in %).
Pre-Error Fast Nominal Slow
detection process process process
approach T =110◦C T =27◦C T =−30◦C
Static 40.1 26.6 16.9
Dynamic 34.6 21.1 10.7
Crystal-ball 34.9 21.6 11.1
ized error uncertainty of 1.6 and Static and Dynamic Pre-
Error designs have the normalized error uncertainties of 2.3
and 4.8.
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